



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

The Application of:

STEPHEN BOYD, ET AL.

Application No.: 09/752,541

Filed: December 29, 2000

For: A Parser For Signomial And Geometric

Programs

Art Group: 2124

Examiner: Tuan A. Vu

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In accordance with the duty of disclosure, enclosed is a copy of IDS Citation Form PTO/SB/08 or PTO-1449, together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed). This IDS and IDS Citation Form are being submitted before the mailing of a final Office Action. It is respectfully requested that the cited references be considered and that the enclosed copy of PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

06/27/2005 EAREGAY1 00000086 09752541

02 FC:1806

180.00 OP

The submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made in the subject application and is not to be construed as an admission that the information cited in this statement is material to patentability.

The fee set in the amount of \$180.00 for submission of the Information Disclosure Statement is enclosed herewith. Please charge any additional fees due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal (PTO/SB/17) is enclosed for this purpose.

Respectfylly submitted,

BLAKEYY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Robert B. O'Rourke, Reg. No. 46,972

12400 Wilshire Boulevard, 7th Floor Los Angeles, CA 90025

Telephone: (408) 720-8300

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Carla Vignola

Date

			· .				
Substitute	for Form 144	9/PTO			Complete it	f Know	/n
	INFO	3Ν/Δ	TION DISCLOSUR	Application Number		09/752,541	
IPE				Filing Date		12-29-00 Boyd, et al.	
(0)	TAT	EME	ENT BY APPLICAN	First Named Inventor:			
49	4 - 1	(use as	s many sheets as necessary)		Art Unit		2124
JUN 2 7	2005			·	Examiner Name		Tuan A. Vu
Speet	, KAT		of	6	Attorney Docket Number		004363.P001
TATA		-	U.S. PATEN	T DOCUMENTS	8		
Examiner Initials*	Cite No.1	Numi	Document Number ber-Kind Code ² (If known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	W Pass	s, Columns, Lines There Relevant ages or Relevant igures Appear
		US-	5,973,524	10/26/1999	Martin	 	
		US-	6,269,277 B1	07/31/2001	Hershenson		
		US-	4,827,428	05/02/1989	Dunlop, et al.		
		US-	6,381,563 B1	04/30/2002	O'Riordan, et al.		

03/11/2003

06/10/2003

07/23/2002

10/30/2001

06/17/2003

10/30/2001

12/14/1999

05/19/1998

05/27/1997

10/8/1991

02/22/1994

Christen, et al.

Tcherniaev, et al.

del Mar Hershenson

Hershenson Hosomi, et al.

Tamaki

Voinigescu, et al.

Gamal, et al.

Fishburn, et al.

El Gamel

El Gamel

us-

6,532,569 B1

6,577,992 B1

6,425,111 B1

6,311,145 B1

6,581,188

6,311,315

6,002,860

5,754,826

5,633,807

5,055,716

5,289,021

Examiner Initials*	Cite No: ¹	Foreign Patent Document Country Code ³ Number ⁴ Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T
		GB 2 131 228 A	6/13/1984	RCA Corporation		

Examiner	Date Considered	
Signature		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute	for Form 144	9/PTO			Complete if	Known	
	INFOF	RMA	TION DISCLOSU	RF	Application Number	09/752,541	
TPE					Filing Date	12-29-00	
/ 0 '	STAI	FMF	ENT BY APPLICA	NT	First Named Inventor:	Boyd, et al.	
num á 7 s		(use as	many sheets as necessary)		Art Unit	2124	
JUN 27					Examiner Name	Tuan A. Vu	
Reget	384	of 6 Attorney Docket Number		004363. P001			
TRAI			II C DAT	ENT DOCUMENTS			
Examiner	Examiner Cite No.' Publication Date				Name of Patentee or	Pages, Columns, Lines,	
Initials*			Document Number	MM-DD-YYYY	Applicant of Cited Document	Where Relevant	
		Numl	per-Kind Code ² (If known)			Passages or Relevant Figures Appear	
		US-	6,321,367 B1	11/20/2001	Chun, et al.		
		US-	5,402,358	03/28/1995	Smith, et al.		
		US-	<u>,</u>				
		US-		_			
		US-					
		US-					
		US-					
*****		US-					
		US-					
		US-					
		US-					
		US-	1-2				
		US-					
		US-					
····		US-					
		US-					
		US-					
		US-					
		US-					
		US-					
		UŞ-					
		US∙					
	l	US-					
	Y	US-					
		US-					
177		US-					
		US-					
		1 -0			<u></u>	· - · · · · · · · · · · · · · · · · · ·	
Examiner					Date Considered	i	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Signature

Substitute fo	r Form 1	449/PTO		·	Compi	lete if Known	
IMFO	RMΔ-	TION	DISC	LOSURE	Application Number	09/752,541	
TEE					Filing Date	12-29-00	
O`STAT	涎 ME	NT B	Y API	PLICANT	First Named Inventor:	Boyd, et al.	
JUN 2 7 2005		many shee	ets as neces	ssary)	Art Unit	2124	
					Examiner Name	Tuan A. Vu	
Sheet			of	6	Attorney Docket Number	004363. P001	
TRADE				NON PATENT LIT	TERATURE DOCUMENTS		
Examiner Initials*	Cite No ¹	ite	em (book, r	magazine, journal, se number(s), publ	TAL LETTERS), title of the article (erial, symposium, catalog, etc.), da blisher, city and/or country where p	ate, page(s), volume-issue oublished	T ²
					Integrated Tool For Automated d-State Circuits, Vol. 30., No. 7		
		Clock (Techni	Generatio	on", IEEE Solid-Sta ers, 42nd ISSCC96/	Hz, 1.5mW at 1.36V CMOS PL ate Circuits Conference, Novem / SESSION 8 / DIGITAL CLOC	nber 9, 1996, Digest of	
				Analysis of Linear N 2, pp. 23-25 and 46	Networks and Systems, " Addis 6-57.	on-Wesley Publishing	
			rocessor'		erator with 5 to 110 MHz of Loc Solid-State Circuits, Vol. 27, No		
		Range		ops Jitter", IEEE Jo	MOS Phase-Locked Loop with ournal of Solid-State Circuits, V		
					Expressions for Planar Spiral Ir b. 10, October 1999, pp. 1419-1		
		Dissert Gradua	tation Sub ate Studie	bmitted to the Depa es of Stanford Univ	Circuit Design Via Geometric Pr artment of Electrical Engineerin versity, November 1999, 241 pa	ng and the Committee on ages.	
		HERSI pp. 994	HENSON 4-998, D€	l, M., et al., "Optimi esign Automation C	ization of Inductor Circuits via (Conference, June 21, 1999, Pro	Geometric Programming", oceedings.	
		Analys LISBO	sis", pp. 12 A, Septer	21-124, Electronics mber 7-10, 1998.	nated Design of Folded-Cascod s, Circuits and Systems, IEEE I	International Conference on	
		Design 1995.	n", Interna	ational Journal of C	Module Generator For Mixed A Circuit Theory and Applications,	, Vol. 23, pp. 269-283,	
					easible Interior-Point Algorithm		

Examiner	Date
Signature	Considered

181, January 1, 1995.

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute fo	Form 1	440/DTO	1		Compl	lata if Knaum				
						lete if Known				
TIMES	RMA!	LION	DISC	LOSURE	Application Number	09/752,541				
6\STA	EXME	NT B	Y API	PLICANT	Filing Date First Named Inventor:	12-29-00				
0 0 . ,	n. ı		ets as neces			Boyd, et al.				
JUN 2 7 200		11wi.y .		,00.,,	Art Unit	2124	!			
<u> </u>	<u>-8</u> }		т	T .	Examiner Name	Tuan A. Vu	!			
heet RAVE	<u> </u>		of	6	Attorney Docket Number	004363. P001				
				NON PATENT LIT	TERATURE DOCUMENTS		!			
Examiner Initials*	Cite No ¹	ite	em (book, r	magazine, journal, se number(s), publ	TAL LETTERS), title of the article (erial, symposium, catalog, etc.), da lisher, city and/or country where pu	ate, page(s), volume-issue ublished	T²			
		Procee (ICCAI	edings of D), pp. 29	the IEEE/ACM Inte 96-303, November		puter Aided Design				
l		HERSI	HENSON	I, M., et al., "Posynd	omial models for MOSFETs" 9	pages, July 7, 1998.				
		Integra	ated Circu	uits" 6 pages, IEEE	Constraint-Driven Design Metho 1992 Custom Integrated Circu	uits Conference.				
		1993.			n Optimization: A Case Study" 3		_			
			ated Anne		t Design Optimization Based on 3, IEEE Journal of Solid-State C					
				et al., "TILOS: A Po EE, 1985.	osynomial Programming Approa	ach to Transistor Sizing"				
		Circuits And Sy	MAULIK, P., et al., "Integer Programming Based on Topology Selection of Cell-Level Analog Circuits", 12 pages, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 14, No. 4, April 1995.							
		SWING Design	GS, K., et n Equation	t al., "An Intelligent ns" pp. 8.6.1- 8.6.4	Analog IC Design System Base I, IEEE 1990, Custom Integrate	ed Circuits Conference.				
		pgs., 1	1994, Soc	ciety for Industrial a	pint Polynomial algorithms in Co and Applied mathematics.					
				al., "Simulated Ann sis" pp. 571-575, IE	nealing Algorithm with Multi-Mo EE, 1996.	lecule: an Approach to				
			G, D.F., et emic Publi		nnealing For VLSI Design" 6 pa	ges, 1998, Kulwer	-			

Examiner	Date	· · · · · · · · · · · · · · · · · · ·
Signature	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute	for Form	1449/PTO		Complete if Known							
INFO)BMA	TION DISC	LOSURE	Application Number	09/752,541						
				Filing Date	12-29-00						
S GLA		ENT BY API		First Named Inventor:	Boyd, et al.						
	~ 1	many sheets as neces	sary)	Art Unit	2124						
JUN 27	2005			Examiner Name	Tuan A. Vu						
Sheet	5.8	of	6	Attorney Docket Number	004363. P001						
ENT & TRAI	EME		NON PATENT L	TERATURE DOCUMENTS							
Examiner Initials*		Include name of item (book, r	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published								
				-Level Analog Circuits Using ournal of Solid-State Circuits,							
		273-295, IEEE	OCHOTTA, E, et al., "Synthesis of High –Performance Analog Circuits in ASTRX/OBLS" pp. 273-295, IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 15, No. 3, March 1996.								
		WRIGHT, S., "Primal-Dual Interior-Point Methods" pp. 1-3, http://www.siam.org/books/wright, Printed August 19, 1998.									
		SHYU, J., et al., "Optimization-Based Transistor Sizing" pp. 400-408, IEEE Journal of Solid-State Circuits, Vol. 23, No. 2, April 1998.									
		WRIGHT, S., "Primal-Dual Interior-Point Methods" 14 pages, 1997, Society for Industrial and Applied Mathematics.									
	-	VAN LAARHOVEN, P.J.M., et al., "Simulated Annealing: Theory and Applications" 26 pages, 1987, Kulwer Academic Publishers.									
			HERSHENSON, M., et al., "CMOS Operational Amplifier Design and Optimization via Geometric Programming" pp. 1-4, Analog Integrated Circuits, Stanford University.								
		AGUIRRE, M.A., et al., "Analog Design Optimization by means of a Tabu Search Approach pp. 375-378.									
				l Optimization-Based Approact of Analog Circuit Design.	ch for Automated Sizing of						
				a Convex Optimization Prob of Electrical and Computer En							
			Statistical Constra odels" pp. 133-13	ined Optimization of Analog N 6.	IOS Circuits Using Empirical						
	l	1				l					

Examiner	Date	
Signature	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute fo	or Form 1	449/PTO	Comp	lete if Known			
INFO	RMΔ ⁻	TION DISCLOSURE	Application Number	09/752,541			
			Filing Date	12-29-00			
61STA	E ME	NT BY APPLICANT	First Named Inventor:	Boyd, et al.	_		
' n eest	~ 1	many sheets as necessary)	Art Unit	2124			
JUN 2 7 200	5		Examiner Name	Tuan A. Vu			
ş Şheet ,	<u>&</u>	of 6	004363.P001				
TA TRADEN	,	NON PATENT L	ITERATURE DOCUMENTS				
Examiner Initials*	Cite No ¹		serial, symposium, catalog, etc.), d blisher, city and/or country where p	ate, page(s), volume-issue published	T ²		
		Driven Methodology" 6 pages.	voi byotom beeigned being a	i op bown, oonstrame			
		SAPATNEKAR, S, et al., "An Exa Circuits Using Convex Optimizati		zing Problem for CMOS			
	BOWMAN, R., "An Imaging Model For Analog Macrocell Layout Generation", IEEE International Symposium On Circuits And Systems, Vol. 2, 8 May 1989, pp. 1127-1130, XP010085007.						
		HUNTER, A., et al., "Combining A Level Integration", IEEE Proceed Quality Electronic Design, March	ings, pages 245-250, First Inter	and Design for Systems national Symposium On			
	•						
	•						
_							
			· · · · · · · · · · · · · · · · · · ·				